GPIO Registers: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
Line 25: Line 25:
| 0x04
| 0x04
| 4
| 4
| ?? (1 bit each port)
| Port status? 1=low, 0=high? (1 bit each port)
|-
|-
| 0x08
| 0x08

Revision as of 00:00, 14 February 2017

MMIO Interfaces

Name Physical address
SceGpio0Reg 0xE20A0000
SceGpio1Reg 0xE0100000

Registers

Offset Size Description
0x00 4 Port mode (1 bit each port)
0x04 4 Port status? 1=low, 0=high? (1 bit each port)
0x08 4 Port set (1 bit each port)
0x0C 4 Port clear (1 bit each port)
0x14 4 Interrupt mode (2 bits) for interrupts 0-15
0x18 4 Interrupt mode (2 bits) for interrupts 16-31
0x34 4 ?? (1 bit each port)