MSIF Registers: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
No edit summary
 
(3 intermediate revisions by one other user not shown)
Line 27: Line 27:
| 2
| 2
| Control?
| Control?
|-
| 0x08
| 2
| Result
|-
|-
| 0x0C
| 0x0C
Line 104: Line 108:
| 8
| 8
| Timeout
| Timeout
|-
| 9
| CRC Error
|-
|-
| 9
| 9
Line 115: Line 116:
|-
|-
| 14
| 14
| FIFO ready
| FIFO Ready
|}
|}


Line 122: Line 123:
!  Bit(s)
!  Bit(s)
!  Description
!  Description
|-
| 6-7
| Clock or bus mode. 0b01 = Serial
|-
|-
| 15
| 15
| Reset
| Reset
|}
|}

Latest revision as of 17:48, 9 November 2019

MMIO Interface

Name Physical address
SceMsif 0xE0900000

Registers

Offset Size Description
0x00 2 Command ID?
0x02 2 ??
0x04 2 Control?
0x08 2 Result
0x0C 4 Flags?
0x10 2 Number of sectors of the command?
0x20 2 FIFO?
0x24 1 Command FIFO
0x30 2 MS TPC Command
0x34 4 MS Data FIFO
0x38 2 MS Status
0x3C 2 MS System control
0x80 4 Port 0 I/O request address
0x84 4 Port 0 I/O request unknown
0x88 4 Port 0 I/O request size and flags
0x90 4 Port 1 I/O request address
0x94 4 Port 1 I/O request unknown
0x98 4 Port 1 I/O request size and flags

MS TPC Command

Bit(s) Description
0-10 Size
12-15 TPC

MS Status

Bit(s) Description
8 Timeout
9 CRC Error
12 Ready
14 FIFO Ready

MS System control

Bit(s) Description
6-7 Clock or bus mode. 0b01 = Serial
15 Reset