GPIO Registers: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
(Created page with "== MMIO Interfaces == {| class='wikitable' |- ! Name ! Physical address |- | SceGpio0Reg | 0xE20A0000 |- | SceGpio1Reg | 0xE0100000 |} == Registers == {| class='wikitable' |-...")
 
Line 26: Line 26:
| 4
| 4
| Clear
| Clear
|-
| 0x14
| 4
| Interrupt mode (2 bits) for interrupts 0-15
|-
| 0x18
| 4
| Interrupt mode (2 bits) for interrupts 16-31
|}
|}

Revision as of 23:25, 13 February 2017

MMIO Interfaces

Name Physical address
SceGpio0Reg 0xE20A0000
SceGpio1Reg 0xE0100000

Registers

Offset Size Description
0x08 4 Set
0x0C 4 Clear
0x14 4 Interrupt mode (2 bits) for interrupts 0-15
0x18 4 Interrupt mode (2 bits) for interrupts 16-31