Caches: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
No edit summary
Line 33: Line 33:
| Auxiliary Control Register
| Auxiliary Control Register
|}
|}
[[Category:MMIO]]

Revision as of 22:09, 1 May 2023

PL310 L2 Cache

The Vita uses the PL310 r3p1-50rel0 L2 cache (Cache ID Register = 0x410000C7) is is mapped to 0x1A002000.

RO Registers values

Offset Value Name
0x000 0x410000C7 Cache ID Register
0x004 0x1E440440 Cache Type Register

Configured values

Offset Value Name
0x100 0x00000001 Control Register
0x104 0x60090001 Auxiliary Control Register