DSI Registers: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
Line 18: Line 18:
! Size
! Size
! Description
! Description
|-
| 0x0C
| 4
| Clock related
|-
|-
| 0x14
| 0x14

Revision as of 09:10, 16 July 2017

MMIO Interfaces

Name Physical address
SceDsi0Reg 0xE5050000
SceDsi1Reg 0xE5060000

Registers

Offset Size Description
0x0C 4 Clock related
0x14 4 Interrupts (read = triggered interrupts, write = clear interrupt)