DSI Registers: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
| Line 41: | Line 41: | ||
| 0x500 | | 0x500 | ||
| 4 | | 4 | ||
| Command FIFO | | DSI Command FIFO | ||
|- | |- | ||
| 0x510 | | 0x510 | ||
| 4 | | 4 | ||
| Another command FIFO | | Another command FIFO | ||
|- | |- | ||
| 0x838 | | 0x838 | ||
Revision as of 16:40, 3 February 2018
MMIO Interfaces
| Name | Physical address |
|---|---|
| SceDsi0Reg | 0xE5050000 |
| SceDsi1Reg | 0xE5060000 |
Registers
| Offset | Size | Description |
|---|---|---|
| 0x004 | 4 | bits 1:0: Video mode (0 = Progressive, 0b11 = Interlaced) |
| 0x00C | 4 | Clock related |
| 0x014 | 4 | Interrupts (read = triggered interrupts, write = clear interrupt) |
| 0x030 | 4 | bits[31:16] = VSW |
| 0x054 | 4 | Interrupt ack/clear |
| 0x500 | 4 | DSI Command FIFO |
| 0x510 | 4 | Another command FIFO |
| 0x838 | 4 | DSI auto clock configuration (1 = only HS clock, 0 = auto gate when data in LP) |