DSI Registers: Difference between revisions
Jump to navigation
Jump to search
| Line 62: | Line 62: | ||
| 4 | | 4 | ||
| bits[28:16]: <code>VSW + ((vtotal + 1) >> 1)</code>, bits[15:0]: <code>(htotal * clocks_per_pixel) >> 2</code> | | bits[28:16]: <code>VSW + ((vtotal + 1) >> 1)</code>, bits[15:0]: <code>(htotal * clocks_per_pixel) >> 2</code> | ||
|- | |||
| 0x03C | |||
| 4 | |||
| bits[31:0]: <code>1</code> | |||
|- | |||
| 0x040 | |||
| 4 | |||
| bits[28:16]: <code>((vtotal + 1) >> 1) + (VSW + VBP) - 8</code>, bits[15:0]: <code>(VSW + VBP) - 8</code> | |||
|- | |- | ||
| 0x050 | | 0x050 | ||
| Line 70: | Line 78: | ||
| 4 | | 4 | ||
| Interrupt enable mask (bit 1 = some interrupt) | | Interrupt enable mask (bit 1 = some interrupt) | ||
|- | |||
| 0x05C | |||
| 4 | |||
| bits[28:16]: <code>(vtotal + 1) >> 1</code>, bits[15:0]: <code>1</code> | |||
|- | |- | ||
| 0x410 | | 0x410 | ||
Revision as of 19:20, 9 February 2018
MMIO Interfaces
| Name | Physical address |
|---|---|
| SceDsi0Reg | 0xE5050000 |
| SceDsi1Reg | 0xE5060000 |
Registers
| Offset | Size | Description |
|---|---|---|
| 0x004 | 4 | bits[1:0]: Video mode (0 = Progressive, 0b11 = Interlaced) |
| 0x00C | 4 | bits[28:16]: vtotal, bits[12:0]: (vtotal + 1) >> 1
|
| 0x010 | 4 | bits[31:0]: 0x10001
|
| 0x014 | 4 | bits[31:16]: ((HSW + HBP) * clocks_per_pixel) >> 1, bits[15:0]: (((HSW + HBP + hact) * clocks_per_pixel) >> 1) + 1
|
| 0x01C | 4 | bits[28:16]: VSW + VBP - 1, bits[12:0]: ((vtotal + 1) >> 1) - VFP
|
| 0x020 | 4 | bits[28:16]: VSW + VBP + ((vtotal - 1) >> 1), bits[12:0]: vtotal - VFP + 1
|
| 0x024 | 4 | bits[31:16]: (HSW * clocks_per_pixel) >> 1, bit[0]: 1
|
| 0x02C | 4 | bits[31:0]: 0x10001
|
| 0x030 | 4 | bits[28:16]: VSW, bits[15:0]: (htotal * clocks_per_pixel) >> 1
|
| 0x034 | 4 | bits[28:16]: (vtotal + 1) >> 1, bits[15:0]: ((htotal * clocks_per_pixel) >> 2) + 1
|
| 0x038 | 4 | bits[28:16]: VSW + ((vtotal + 1) >> 1), bits[15:0]: (htotal * clocks_per_pixel) >> 2
|
| 0x03C | 4 | bits[31:0]: 1
|
| 0x040 | 4 | bits[28:16]: ((vtotal + 1) >> 1) + (VSW + VBP) - 8, bits[15:0]: (VSW + VBP) - 8
|
| 0x050 | 4 | Interrupts ack/clear (read = triggered interrupts, write = clear interrupt) |
| 0x054 | 4 | Interrupt enable mask (bit 1 = some interrupt) |
| 0x05C | 4 | bits[28:16]: (vtotal + 1) >> 1, bits[15:0]: 1
|
| 0x410 | 4 | DSI Command read FIFO status (bit 5 = Read FIFO empty) |
| 0x430 | 4 | DSI Command read FIFO |
| 0x500 | 4 | DSI Command FIFO |
| 0x510 | 4 | Another command FIFO (used to write the packet for command reads) |
| 0x838 | 4 | DSI auto clock configuration (1 = only HS clock, 0 = auto gate when data in LP) |