SceSonyRegbus: Difference between revisions
Jump to navigation
Jump to search
(Create page for SceSonyRegbus registers) |
(→Registers: add more regs) |
||
| Line 13: | Line 13: | ||
* 0x0014: Bit 0 R/W | Default: 0 | Writing 1 causes DABT in ARM | * 0x0014: Bit 0 R/W | Default: 0 | Writing 1 causes DABT in ARM | ||
* 0x0100: Bit 0 R/W | * 0x0100: Bit 0 R/W | ||
* 0x0110: RO | Seen values: 0x26 | |||
* 0x0114: RO? | Seen values: 0xE8001000, 0xE8002000 | |||
* 0x0118: RO? | Seen values: 0x1, 0x2 | |||
* 0x011C: RO? | Seen values: 0x205 | |||
* 0x0134: RO? | Seen values: 0xDC04, 0xB781, 0xEEDA (usually same as +0x148 and +0x14C) | |||
* 0x0140: RO? | Maybe error log (seen values => same as in 0x134) | |||
* 0x0150: Bits 0xFF R/W | Default: 0 | * 0x0150: Bits 0xFF R/W | Default: 0 | ||
* 0x1100: Bit 0 R/W | Default: 0 | * 0x1100: Bit 0 R/W | Default: 0 | ||
* 0x1120: | * 0x1120: RO | Seen values: 0x2 | ||
* 0x1124: Bits 0x3 R/W | Default: 0 | * 0x1124: Bits 0x3 R/W | Default: 0 | ||
* 0x1128: R/W | |||
Revision as of 11:59, 6 October 2024
MMIO interface @ 0xE800'0000 (size 0x2000?)
Registers
All undocumented offsets are RAZ/WI. Default is to be understood as the value seen during observation.
- 0x0000: Bits 0xF R/W
- 0x0004: Bits 0xF R/W
- 0x0008: Bits 0xF R/W
- 0x000C: Bits 0xF R/W
- 0x0010: Bits 0xF R/W | Default: 0xA | Writing 0xF can cause crash in GPUES4 driver
- 0x0014: Bit 0 R/W | Default: 0 | Writing 1 causes DABT in ARM
- 0x0100: Bit 0 R/W
- 0x0110: RO | Seen values: 0x26
- 0x0114: RO? | Seen values: 0xE8001000, 0xE8002000
- 0x0118: RO? | Seen values: 0x1, 0x2
- 0x011C: RO? | Seen values: 0x205
- 0x0134: RO? | Seen values: 0xDC04, 0xB781, 0xEEDA (usually same as +0x148 and +0x14C)
- 0x0140: RO? | Maybe error log (seen values => same as in 0x134)
- 0x0150: Bits 0xFF R/W | Default: 0
- 0x1100: Bit 0 R/W | Default: 0
- 0x1120: RO | Seen values: 0x2
- 0x1124: Bits 0x3 R/W | Default: 0
- 0x1128: R/W