UART Registers: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
Line 29: Line 29:
| 4
| 4
| [[#Device status|Device status]]
| [[#Device status|Device status]]
|-
| 0x54
| 4
| A <code>0x77F</code> is written here after reading from the FIFO
|-
|-
| 0x68
| 0x68

Revision as of 08:13, 14 June 2017

MMIO Interfaces

Name Physical address Size
SceUartReg 0xE2030000 0x70000
SceUartClkgenReg 0xE3105000 0x1000

It looks like there are 7 UART devices/ports. The i-th device has its base registers address at SceUartReg + i * 0x10000.

The clock generator configuration for each of these devices is at SceUartClkgenReg + i * 4.

SceUartReg registers

Offset Size Description
0x28 4 Device status
0x54 4 A 0x77F is written here after reading from the FIFO
0x68 4 Read FIFO data available
0x70 4 Write FIFO
0x78 4 Read FIFO

Device status

Bit(s) Description
8 Write FIFO not full (0 = full)
9 Device ready (0 = busy)

Read FIFO data available

Bit(s) Description
0-5 Number of words available to read
6-31 Unused

SceUartClkgenReg registers

Offset Size Description
0x00 4 Clock generator for device 0
0x04 4 Clock generator for device 1
0x08 4 Clock generator for device 2
0x0C 4 Clock generator for device 3
0x10 4 Clock generator for device 4
0x14 4 Clock generator for device 5
0x18 4 Clock generator for device 6