SPI Registers

From Vita Development Wiki
Revision as of 10:08, 14 February 2017 by Xerpi (talk | contribs) (→‎Registers)
Jump to navigation Jump to search

MMIO Interfaces

Name Physical address
SceSpi0Reg (SceSyscon) 0xE0A00000
SceSpi1Reg (SceMotionDev) 0xE0A10000
SceSpi2Reg (SceOled) 0xE0A20000

Registers

Offset Size Description
0x04 4 FIFO
0x10 4 Start transfer (write a 0), transfer finished (reads bit0 = 0)?
0x2C 4 Transfer length?