From Vita Development Wiki
Jump to navigation
Jump to search
MMIO Interfaces
| Name
|
Physical address
|
| SceDsi0Reg
|
0xE5050000
|
| SceDsi1Reg
|
0xE5060000
|
Registers
| Offset
|
Size
|
Description
|
| 0x004
|
4
|
bits[1:0]: Video mode (0 = Progressive, 0b11 = Interlaced)
|
| 0x00C
|
4
|
bits[28:16]: vtotal, bits[12:0]: (vtotal + 1) >> 1
|
| 0x014
|
4
|
bits[31:16]: ((HSW + HBP) * clocks_per_pixel) >> 1, bits[15:0]: (((HSW + HBP + hact) * clocks_per_pixel) >> 1) + 1
|
| 0x030
|
4
|
bits[31:16] = VSW
|
| 0x050
|
4
|
Interrupts ack/clear (read = triggered interrupts, write = clear interrupt)
|
| 0x054
|
4
|
Interrupt enable mask (bit 1 = some interrupt)
|
| 0x410
|
4
|
DSI Command read FIFO status (bit 5 = Read FIFO empty)
|
| 0x430
|
4
|
DSI Command read FIFO
|
| 0x500
|
4
|
DSI Command FIFO
|
| 0x510
|
4
|
Another command FIFO (used to write the packet for command reads)
|
| 0x838
|
4
|
DSI auto clock configuration (1 = only HS clock, 0 = auto gate when data in LP)
|