Difference between revisions of "GPIO Registers"

From Vita Development Wiki
Jump to navigation Jump to search
Line 18: Line 18:
 
! Size
 
! Size
 
! Description
 
! Description
 +
|-
 +
| 0x00
 +
| 4
 +
| Port mode (1 bit each port)
 
|-
 
|-
 
| 0x08
 
| 0x08

Revision as of 23:29, 13 February 2017

MMIO Interfaces

Name Physical address
SceGpio0Reg 0xE20A0000
SceGpio1Reg 0xE0100000

Registers

Offset Size Description
0x00 4 Port mode (1 bit each port)
0x08 4 Set
0x0C 4 Clear
0x14 4 Interrupt mode (2 bits) for interrupts 0-15
0x18 4 Interrupt mode (2 bits) for interrupts 16-31