Difference between revisions of "SPI Registers"
Jump to navigation
Jump to search
| Line 25: | Line 25: | ||
| 0x00 | | 0x00 | ||
| 4 | | 4 | ||
| − | | | + | | SPI_RXFIFO |
| Read FIFO | | Read FIFO | ||
|- | |- | ||
| 0x04 | | 0x04 | ||
| 4 | | 4 | ||
| − | | | + | | SPI_TXFIFO |
| Write FIFO | | Write FIFO | ||
|- | |- | ||
| Line 60: | Line 60: | ||
| 0x24 | | 0x24 | ||
| 4 | | 4 | ||
| − | | | + | | ?? |
| Flags? | | Flags? | ||
|- | |- | ||
Revision as of 20:59, 28 May 2021
MMIO Interfaces
| Name | Physical address |
|---|---|
| SceSpi0Reg (SceSyscon) | 0xE0A00000 |
| SceSpi1Reg (SceMotionDev) | 0xE0A10000 |
| SceSpi2Reg (SceOled, SceLcd) | 0xE0A20000 |
Registers
| Offset | Size | Name | Description |
|---|---|---|---|
| 0x00 | 4 | SPI_RXFIFO | Read FIFO |
| 0x04 | 4 | SPI_TXFIFO | Write FIFO |
| 0x08 | 4 | SPI_CTL | Configuration |
| 0x0C | 4 | SPI_INTCTL | Interrupt control? |
| 0x10 | 4 | SPI_ST | Start transfer (write 0b1), cancel transfer(write 0b0), transfer busy (reads bit0 = 0)? |
| 0x14 | 4 | SPI_DMACTL | ?? |
| 0x18 | 4 | ?? | Start transfer (bit 0 or 1), transfer direction (bit 0 or 1)? |
| 0x24 | 4 | ?? | Flags? |
| 0x28 | 4 | SPI_RXFIFO_STATUS | Number of available bytes to read from the RX FIFO |
| 0x2C | 4 | SPI_TXFIFO_STATUS | Number of pending bytes in the write the TX FIFO (maximum = 0x7F) |
Notes
Registers seem to be very similar to https://github.com/torvalds/linux/blob/master/drivers/spi/spi-sun4i.c