User contributions
Jump to navigation
Jump to search
- 18:18, 24 July 2022 diff hist +497 SceCodec →Module: Add notice about the two versions of the module
- 16:20, 18 July 2022 diff hist +376 m SceDriverTzs Add first firmware module appeared in and little description.
- 11:48, 18 July 2022 diff hist +10 m SceSysmem →Known NIDs: Mark TZS libs as valid down to 0.931
- 11:18, 18 July 2022 diff hist +998 SceSysmem Add official name for some cache maintenance functions, add missing func from 0.931, add official name guesses
- 10:06, 18 July 2022 diff hist +187 SceSysmem →sceKernelCpuUnrestrictedMemcpyForKernel: Change to official name from 0.931, add info about 0.931
- 13:56, 17 July 2022 diff hist +55 SceSysmem →sceKernelCpuPreloadEngineKill: Add name from 0.931 SKBL, change signature
- 12:58, 16 July 2022 diff hist +53 Hardware Timers Add some notes on timer frequency
- 11:24, 15 July 2022 diff hist +250 Hardware Timers Change "fixed" to "configurable" for time interval, add frequency estimates, add WT5 config
- 13:43, 14 July 2022 diff hist +10 Modules →NONAME exports: Add official names for missing functions
- 12:58, 14 July 2022 diff hist +94 Boot Sequence →Known Codes: Add code 0x58
- 12:47, 14 July 2022 diff hist -40 Modules →NONAME exports: Add official names for thread paramter structs (found by sarcastic_cat)
- 14:45, 13 July 2022 diff hist +60 Hardware Timers Add timer frequency estimates based on testing, change timers description, change some names in the timer's struct
- 12:51, 13 July 2022 diff hist +622 Hardware Timers →Configuration register: Refactor into tables
- 22:13, 11 July 2022 diff hist +84 Hardware Timers Change description of some fields in timers structure, change wording of cfg register
- 22:11, 11 July 2022 diff hist +4,192 SceSystimer Add description for all functions in 3.65
- 20:51, 11 July 2022 diff hist +3,805 N Hardware Timers Created page with "The PSVita system embeds 8 Word timers (<code>SceWT0</code> to <code>SceWT7</code>) and 6 Longrange timers (<code>SceLT0</code> to <code>SceLT5</code>). The timers are counter..."
- 20:36, 11 July 2022 diff hist +139 Physical Memory →Main table: Change names and fix WordTimer range
- 14:37, 6 July 2022 diff hist +1,570 Modules →NONAME exports: Add official DTrace structures for probes
- 18:47, 4 July 2022 diff hist +247 Modules →NONAME exports: Change probes struct namings to DTraceProbe, fix typo, add DTraceProbe fields info
- 17:27, 4 July 2022 diff hist -74 Modules →NONAME exports: Add official names for 0xDD42FA37, 0x9318D9DD and 0x8CE938B1