Physical Memory: Difference between revisions

From Vita Development Wiki
Jump to navigation Jump to search
Line 4: Line 4:
! Start
! Start
! End
! End
! Size
! World
! World
! Comments
! Comments
Line 9: Line 10:
| 0x00000000
| 0x00000000
| 0x00007FFF
| 0x00007FFF
| 0x8000
| NS
| NS
| Alias of <code>0x1F000000</code>, ScePower scratch buffer
| Alias of <code>0x1F000000</code>, ScePower scratch buffer
Line 14: Line 16:
| 0x1A000000
| 0x1A000000
| 0x1A001FFF
| 0x1A001FFF
| 0x2000
| NS
| NS
| SceInterruptControllerReg, [[Interrupts]] (<code>PERIPHBASE</code>)
| SceInterruptControllerReg, [[Interrupts]] (<code>PERIPHBASE</code>)
Line 19: Line 22:
| 0x1A002000
| 0x1A002000
| 0x1A002FFF
| 0x1A002FFF
| 0x1000
| ?
| ?
| ScePl310Reg / SceL2CacheReg, [[L2 Cache Controller]]
| ScePl310Reg / SceL2CacheReg, [[L2 Cache Controller]]
Line 24: Line 28:
| 0x1C000000
| 0x1C000000
| 0x1C1FFFFF
| 0x1C1FFFFF
| 0x200000
| NS
| NS
| SceDisplay / SceCameraSRAM (only 960x480 mapped)
| SceDisplay / SceCameraSRAM (only 960x480 mapped)
Line 29: Line 34:
| 0x1F000000
| 0x1F000000
| 0x1F007FFF
| 0x1F007FFF
| 0x8000
| NS
| NS
| ScePowerScratchPad32KiB
| ScePowerScratchPad32KiB
Line 34: Line 40:
| 0x1F840000
| 0x1F840000
| 0x1F85FFFF
| 0x1F85FFFF
| 0x20000
| NS
| NS
| [[Venezia|SceVeneziaSpram]] - Stores Secure Kernel on boot
| [[Venezia|SceVeneziaSpram]] - Stores Secure Kernel on boot
Line 39: Line 46:
| 0x20000000
| 0x20000000
| 0x27FFFFFF
| 0x27FFFFFF
| 0x8000000
| NS
| NS
| [[VRAM]]
| [[VRAM]]
Line 44: Line 52:
| 0x40000000
| 0x40000000
| 0x401FFFFF
| 0x401FFFFF
| 0x200000
| S
| S
| Secure [[DRAM]] (extra 1 Mega before FW 3.52)
| Secure [[DRAM]] (extra 1 Mega before FW 3.52)
Line 49: Line 58:
| 0x40200000
| 0x40200000
| 0x5FFFFFFF
| 0x5FFFFFFF
| 0x1FE00000
| NS
| NS
| [[#Non-secure Shared DRAM|Shared DRAM]] (starts at 0x40300000 before FW 3.52)
| [[#Non-secure Shared DRAM|Shared DRAM]] (starts at 0x40300000 before FW 3.52)
Line 54: Line 64:
| 0x60000000
| 0x60000000
| 0x7FFFFFFF
| 0x7FFFFFFF
| 0x20000000
| NS
| NS
| [[#Non-secure Shared DRAM|Shared DRAM]] DevKit additional 512MB
| [[#Non-secure Shared DRAM|Shared DRAM]] DevKit additional 512MB
Line 59: Line 70:
| 0x80000000
| 0x80000000
| 0x9FFFFFFF
| 0x9FFFFFFF
| 0x20000000
| NS
| NS
| Unused or [[DRAM]] ?
| Unused or [[DRAM]] ?
|-
|-
| 0xE0000000
| 0xE0000000
| ?       
| ?         
| ?         
| S
| S
Line 69: Line 82:
| 0xE0100000
| 0xE0100000
| 0xE0100FFF
| 0xE0100FFF
| 0x1000
| NS
| NS
| [[GPIO_Registers|SceGpio1Reg]]
| [[GPIO_Registers|SceGpio1Reg]]
Line 74: Line 88:
| 0xE0400000
| 0xE0400000
| 0xE0400FFF
| 0xE0400FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac4Reg
| SceDmacmgrDmac4Reg
Line 79: Line 94:
| 0xE0410000
| 0xE0410000
| 0xE0410FFF
| 0xE0410FFF
| 0x1000
| NS
| NS
| [[Dmac5|SceDmacmgrDmac5Reg]]
| [[Dmac5|SceDmacmgrDmac5Reg]]
Line 84: Line 100:
| 0xE0420000
| 0xE0420000
| 0xE0420FFF
| 0xE0420FFF
| 0x1000
| NS
| NS
| SceI2s0Reg
| SceI2s0Reg
Line 89: Line 106:
| 0xE0430000
| 0xE0430000
| 0xE0430FFF
| 0xE0430FFF
| 0x1000
| NS
| NS
| SceI2s1Reg
| SceI2s1Reg
Line 94: Line 112:
| 0xE0440000
| 0xE0440000
| 0xE0440FFF
| 0xE0440FFF
| 0x1000
| NS
| NS
| SceI2s2Reg
| SceI2s2Reg
Line 99: Line 118:
| 0xE0450000
| 0xE0450000
| 0xE0450FFF
| 0xE0450FFF
| 0x1000
| NS
| NS
| SceI2s3Reg
| SceI2s3Reg
Line 104: Line 124:
| 0xE0460000
| 0xE0460000
| 0xE0460FFF
| 0xE0460FFF
| 0x1000
| NS
| NS
| SceI2s5Reg
| SceI2s5Reg
Line 109: Line 130:
| 0xE0470000
| 0xE0470000
| 0xE0470FFF
| 0xE0470FFF
| 0x1000
| NS
| NS
| SceI2s4Reg
| SceI2s4Reg
Line 114: Line 136:
| 0xE0490000
| 0xE0490000
| 0xE0490FFF
| 0xE0490FFF
| 0x1000
| NS
| NS
| SceI2s7Reg
| SceI2s7Reg
Line 119: Line 142:
| 0xE04A0000
| 0xE04A0000
| 0xE04A0FFF
| 0xE04A0FFF
| 0x1000
| NS
| NS
| SceSrcMix0Reg
| SceSrcMix0Reg
Line 124: Line 148:
| 0xE04B0000
| 0xE04B0000
| 0xE04B0FFF
| 0xE04B0FFF
| 0x1000
| NS
| NS
| SceSrcMix1Reg
| SceSrcMix1Reg
Line 129: Line 154:
| 0xE04C0000
| 0xE04C0000
| 0xE04C0FFF
| 0xE04C0FFF
| 0x1000
| NS
| NS
| SceSrcMix2Reg
| SceSrcMix2Reg
Line 134: Line 160:
| 0xE04D0000
| 0xE04D0000
| 0xE04D3FFF
| 0xE04D3FFF
| 0x4000
| NS
| NS
| SceSpdifReg
| SceSpdifReg
Line 139: Line 166:
| 0xE04DC000
| 0xE04DC000
| 0xE04DCFFF
| 0xE04DCFFF
| 0x1000
| NS
| NS
| SceAclkgenReg
| SceAclkgenReg
Line 144: Line 172:
| 0xE04E0000
| 0xE04E0000
| 0xE04E0FFF
| 0xE04E0FFF
| 0x1000
| NS
| NS
| SceDmacmgrKeyringReg / SceSblDMAC5DmacKRBase
| SceDmacmgrKeyringReg / SceSblDMAC5DmacKRBase
Line 149: Line 178:
| 0xE0500000
| 0xE0500000
| 0xE0500FFF
| 0xE0500FFF
| 0x1000
| NS
| NS
| [[I2C_Registers|SceI2c0Reg]]
| [[I2C_Registers|SceI2c0Reg]]
Line 154: Line 184:
| 0xE0510000
| 0xE0510000
| 0xE0510FFF
| 0xE0510FFF
| 0x1000
| NS
| NS
| [[I2C_Registers|SceI2c1Reg]]
| [[I2C_Registers|SceI2c1Reg]]
Line 159: Line 190:
| 0xE0900000
| 0xE0900000
| 0xE0900FFF
| 0xE0900FFF
| 0x1000
| NS
| NS
| [[MSIF_Registers|SceMsif]]
| [[MSIF_Registers|SceMsif]]
Line 164: Line 196:
| 0xE0A00000
| 0xE0A00000
| 0xE0A00FFF
| 0xE0A00FFF
| 0x1000
| NS
| NS
| [[SPI_Registers|SceSpi0Reg]] ([[SceSyscon]])
| [[SPI_Registers|SceSpi0Reg]] ([[SceSyscon]])
Line 169: Line 202:
| 0xE0A10000
| 0xE0A10000
| 0xE0A10FFF
| 0xE0A10FFF
| 0x1000
| NS
| NS
| [[SPI_Registers|SceSpi1Reg]] ([[SceMotionDev]])
| [[SPI_Registers|SceSpi1Reg]] ([[SceMotionDev]])
Line 174: Line 208:
| 0xE0A20000
| 0xE0A20000
| 0xE0A20FFF
| 0xE0A20FFF
| 0x1000
| NS
| NS
| [[SPI_Registers|SceSpi2Reg]] ([[SceOled]])
| [[SPI_Registers|SceSpi2Reg]] ([[SceOled]])
Line 179: Line 214:
| 0xE0B00000
| 0xE0B00000
| 0xE0B00FFF
| 0xE0B00FFF
| 0x1000
| NS
| NS
| SceSdif0
| SceSdif0
Line 184: Line 220:
| 0xE0C00000
| 0xE0C00000
| 0xE0C00FFF
| 0xE0C00FFF
| 0x1000
| NS
| NS
| SceSdif1
| SceSdif1
Line 189: Line 226:
| 0xE0C10000
| 0xE0C10000
| 0xE0C10FFF
| 0xE0C10FFF
| 0x1000
| NS
| NS
| SceSdif2
| SceSdif2
|-
|-
| 0xE0C20000
| 0xE0C20000
| ?
| ?
| ?
| ?
| ?
Line 199: Line 238:
| 0xE2030000
| 0xE2030000
| 0xE209FFFF
| 0xE209FFFF
| 0x70000
| NS
| NS
| [[UART_Registers|SceUartReg]]
| [[UART_Registers|SceUartReg]]
Line 204: Line 244:
| 0xE20A0000
| 0xE20A0000
| 0xE20A0FFF
| 0xE20A0FFF
| 0x1000
| NS
| NS
| [[GPIO_Registers|SceGpio0Reg / SceLedReg]]
| [[GPIO_Registers|SceGpio0Reg / SceLedReg]]
Line 209: Line 250:
| 0xE20A1000
| 0xE20A1000
| 0xE20AFFFF
| 0xE20AFFFF
| 0xF000
| NS
| NS
| SceLedReg
| SceLedReg
Line 214: Line 256:
| 0xE20B1000
| 0xE20B1000
| 0xE20B5FFF
| 0xE20B5FFF
| 0x5000
| NS
| NS
| SceLongRangeTimerReg
| SceLongRangeTimerReg
Line 219: Line 262:
| 0xE20B6000
| 0xE20B6000
| 0xE20B6003
| 0xE20B6003
| 0x4
| NS
| NS
| Clock in usec
| Clock in usec
Line 224: Line 268:
| 0xE20B7000
| 0xE20B7000
| 0xE20BFFFF
| 0xE20BFFFF
| 0x9000
| NS
| NS
| SceWordTimerReg
| SceWordTimerReg
Line 229: Line 274:
| 0xE20BE000
| 0xE20BE000
| 0xE20BEFFF
| 0xE20BEFFF
| 0x1000
| ?
| ?
| Timer for usleep
| Timer for usleep
Line 234: Line 280:
| 0xE20C0000
| 0xE20C0000
| 0xE20C0FFF
| 0xE20C0FFF
| 0x1000
| NS
| NS
| ScePwmReg
| ScePwmReg
Line 239: Line 286:
| 0xE3000000
| 0xE3000000
| 0xE3000FFF
| 0xE3000FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac0Reg
| SceDmacmgrDmac0Reg
Line 244: Line 292:
| 0xE3010000
| 0xE3010000
| 0xE3010FFF
| 0xE3010FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac1Reg
| SceDmacmgrDmac1Reg
Line 249: Line 298:
| 0xE3020000
| 0xE3020000
| 0xE3020FFF
| 0xE3020FFF
| 0x1000
| NS
| NS
| SceCif0Reg
| SceCif0Reg
Line 254: Line 304:
| 0xE3030000
| 0xE3030000
| 0xE3030FFF
| 0xE3030FFF
| 0x1000
| NS
| NS
| SceCif1Reg
| SceCif1Reg
Line 259: Line 310:
| 0xE3050000
| 0xE3050000
| 0xE3050FFF
| 0xE3050FFF
| 0x1000
| NS
| NS
| SceCsi0Reg
| SceCsi0Reg
Line 264: Line 316:
| 0xE3060000
| 0xE3060000
| 0xE3060FFF
| 0xE3060FFF
| 0x1000
| NS
| NS
| SceCsi1Reg
| SceCsi1Reg
Line 269: Line 322:
| 0xE3100000
| 0xE3100000
| 0xE3100FFF
| 0xE3100FFF
| 0x1000
| NS
| NS
| ScePervasiveMisc
| ScePervasiveMisc
Line 274: Line 328:
| 0xE3101000
| 0xE3101000
| 0xE3101FFF
| 0xE3101FFF
| 0x1000
| NS
| NS
| ScePervasiveResetReg
| ScePervasiveResetReg
Line 279: Line 334:
| 0xE3102000
| 0xE3102000
| 0xE3102FFF
| 0xE3102FFF
| 0x1000
| NS
| NS
| ScePervasiveGate
| ScePervasiveGate
Line 284: Line 340:
| 0xE3103000
| 0xE3103000
| 0xE3103FFF
| 0xE3103FFF
| 0x1000
| NS
| NS
| [[ScePervasiveBaseClk]]
| [[ScePervasiveBaseClk]]
Line 289: Line 346:
| 0xE3104000
| 0xE3104000
| 0xE3104FFF
| 0xE3104FFF
| 0x1000
| NS
| NS
| ScePervasiveVid
| ScePervasiveVid
Line 294: Line 352:
| 0xE3105000
| 0xE3105000
| 0xE3105FFF
| 0xE3105FFF
| 0x1000
| NS
| NS
| [[UART_Registers|SceUartClkgenReg]]
| [[UART_Registers|SceUartClkgenReg]]
Line 299: Line 358:
| 0xE3106000
| 0xE3106000
| 0xE3106FFF
| 0xE3106FFF
| 0x1000
| NS
| NS
| ScePervasiveMailboxReg
| ScePervasiveMailboxReg
Line 304: Line 364:
| 0xE3108000
| 0xE3108000
| 0xE3108FFF
| 0xE3108FFF
| 0x1000
| NS
| NS
| ScePervasiveTas0
| ScePervasiveTas0
Line 309: Line 370:
| 0xE3109000
| 0xE3109000
| 0xE3109FFF
| 0xE3109FFF
| 0x1000
| NS
| NS
| ScePervasiveTas1
| ScePervasiveTas1
Line 314: Line 376:
| 0xE310A000
| 0xE310A000
| 0xE310AFFF
| 0xE310AFFF
| 0x1000
| NS
| NS
| ScePervasiveTas2
| ScePervasiveTas2
Line 319: Line 382:
| 0xE310B000
| 0xE310B000
| 0xE310BFFF
| 0xE310BFFF
| 0x1000
| NS
| NS
| ScePervasiveTas3
| ScePervasiveTas3
Line 324: Line 388:
| 0xE310C000
| 0xE310C000
| 0xE310CFFF
| 0xE310CFFF
| 0x1000
| NS
| NS
| ScePervasiveTas4
| ScePervasiveTas4
Line 329: Line 394:
| 0xE310D000
| 0xE310D000
| 0xE310DFFF
| 0xE310DFFF
| 0x1000
| NS
| NS
| ScePervasiveTas5
| ScePervasiveTas5
Line 334: Line 400:
| 0xE310E000
| 0xE310E000
| 0xE310EFFF
| 0xE310EFFF
| 0x1000
| NS
| NS
| ScePervasiveTas6
| ScePervasiveTas6
Line 339: Line 406:
| 0xE310F000
| 0xE310F000
| 0xE310FFFF
| 0xE310FFFF
| 0x1000
| NS
| NS
| ScePervasiveTas7
| ScePervasiveTas7
Line 344: Line 412:
| 0xE3110000
| 0xE3110000
| 0xE3110FFF
| 0xE3110FFF
| 0x1000
| NS
| NS
| SceUdcd0 / ScePervasive2Reg
| SceUdcd0 / ScePervasive2Reg
Line 349: Line 418:
| 0xE3200000
| 0xE3200000
| 0xE3200FFF
| 0xE3200FFF
| 0x1000
| S
| S
| Base Debug ROM Table
| Base Debug ROM Table
Line 354: Line 424:
| 0xE3203000
| 0xE3203000
| 0xE3203FFF
| 0xE3203FFF
| 0x1000
| NS
| NS
| SceTpiuReg
| SceTpiuReg
Line 359: Line 430:
| 0xE3204000
| 0xE3204000
| 0xE3204FFF
| 0xE3204FFF
| 0x1000
| NS
| NS
| SceFunnelReg
| SceFunnelReg
Line 364: Line 436:
| 0xE3205000
| 0xE3205000
| 0xE3205FFF
| 0xE3205FFF
| 0x1000
| NS
| NS
| SceItmReg
| SceItmReg
Line 369: Line 442:
| 0xE3300000
| 0xE3300000
| 0xE3300FFF
| 0xE3300FFF
| 0x1000
| S
| S
| Cortex A9 Debug ROM Table
| Cortex A9 Debug ROM Table
Line 374: Line 448:
| 0xE3310000
| 0xE3310000
| 0xE3310FFF
| 0xE3310FFF
| 0x1000
| NS
| NS
| SceDbg0Reg, [[Debugger Interface]]
| SceDbg0Reg, [[Debugger Interface]]
Line 379: Line 454:
| 0xE3311000
| 0xE3311000
| 0xE3311FFF
| 0xE3311FFF
| 0x1000
| NS
| NS
| ScePmu0Reg
| ScePmu0Reg
Line 384: Line 460:
| 0xE3312000
| 0xE3312000
| 0xE3312FFF
| 0xE3312FFF
| 0x1000
| NS
| NS
| SceDbg1Reg, [[Debugger Interface]]
| SceDbg1Reg, [[Debugger Interface]]
Line 389: Line 466:
| 0xE3313000
| 0xE3313000
| 0xE3313FFF
| 0xE3313FFF
| 0x1000
| NS
| NS
| ScePmu1Reg
| ScePmu1Reg
Line 394: Line 472:
| 0xE3314000
| 0xE3314000
| 0xE3314FFF
| 0xE3314FFF
| 0x1000
| NS
| NS
| SceDbg2Reg, [[Debugger Interface]]
| SceDbg2Reg, [[Debugger Interface]]
Line 399: Line 478:
| 0xE3315000
| 0xE3315000
| 0xE3315FFF
| 0xE3315FFF
| 0x1000
| NS
| NS
| ScePmu2Reg
| ScePmu2Reg
Line 404: Line 484:
| 0xE3316000
| 0xE3316000
| 0xE3316FFF
| 0xE3316FFF
| 0x1000
| NS
| NS
| SceDbg3Reg, [[Debugger Interface]]
| SceDbg3Reg, [[Debugger Interface]]
Line 409: Line 490:
| 0xE3317000
| 0xE3317000
| 0xE3317FFF
| 0xE3317FFF
| 0x1000
| NS
| NS
| ScePmu3Reg
| ScePmu3Reg
Line 414: Line 496:
| 0xE3318000
| 0xE3318000
| 0xE3318FFF
| 0xE3318FFF
| 0x1000
| NS
| NS
| SceCti0Reg
| SceCti0Reg
Line 419: Line 502:
| 0xE3319000
| 0xE3319000
| 0xE3319FFF
| 0xE3319FFF
| 0x1000
| NS
| NS
| SceCti1Reg
| SceCti1Reg
Line 424: Line 508:
| 0xE331A000
| 0xE331A000
| 0xE331AFFF
| 0xE331AFFF
| 0x1000
| NS
| NS
| SceCti2Reg
| SceCti2Reg
Line 429: Line 514:
| 0xE331B000
| 0xE331B000
| 0xE331BFFF
| 0xE331BFFF
| 0x1000
| NS
| NS
| SceCti3Reg
| SceCti3Reg
Line 434: Line 520:
| 0xE331C000
| 0xE331C000
| 0xE331CFFF
| 0xE331CFFF
| 0x1000
| NS
| NS
| ScePtm0Reg
| ScePtm0Reg
Line 439: Line 526:
| 0xE331D000
| 0xE331D000
| 0xE331DFFF
| 0xE331DFFF
| 0x1000
| NS
| NS
| ScePtm1Reg
| ScePtm1Reg
Line 444: Line 532:
| 0xE331E000
| 0xE331E000
| 0xE331EFFF
| 0xE331EFFF
| 0x1000
| NS
| NS
| ScePtm2Reg
| ScePtm2Reg
Line 449: Line 538:
| 0xE331F000
| 0xE331F000
| 0xE331FFFF
| 0xE331FFFF
| 0x1000
| NS
| NS
| ScePtm3Reg
| ScePtm3Reg
Line 454: Line 544:
| 0xE3320000
| 0xE3320000
| 0xE3323FFF
| 0xE3323FFF
| 0x4000
| NS
| NS
| SceIntrmgrVfpIntRegs
| SceIntrmgrVfpIntRegs
Line 459: Line 550:
| 0xE4020000
| 0xE4020000
| 0xE4020FFF
| 0xE4020FFF
| 0x1000
| NS
| NS
| SceUsbdEhci
| SceUsbdEhci
Line 464: Line 556:
| 0xE40B0000
| 0xE40B0000
| 0xE40B0FFF
| 0xE40B0FFF
| 0x1000
| NS
| NS
| SceUsbdEhci
| SceUsbdEhci
Line 469: Line 562:
| 0xE40C0000
| 0xE40C0000
| 0xE40C0FFF
| 0xE40C0FFF
| 0x1000
| NS
| NS
| SceUdcd1
| SceUdcd1
Line 474: Line 568:
| 0xE40D0000
| 0xE40D0000
| 0xE40D0FFF
| 0xE40D0FFF
| 0x1000
| NS
| NS
| SceUdcd2
| SceUdcd2
Line 479: Line 574:
| 0xE40E0000
| 0xE40E0000
| 0xE40E0FFF
| 0xE40E0FFF
| 0x1000
| NS
| NS
| SceUsbdEhci
| SceUsbdEhci
Line 484: Line 580:
| 0xE5000000
| 0xE5000000
| 0xE5000FFF
| 0xE5000FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac2Reg
| SceDmacmgrDmac2Reg
Line 489: Line 586:
| 0xE5010000
| 0xE5010000
| 0xE5010FFF
| 0xE5010FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac3Reg
| SceDmacmgrDmac3Reg
Line 494: Line 592:
| 0xE5020000
| 0xE5020000
| 0xE5020FFF
| 0xE5020FFF
| 0x1000
| NS
| NS
| SceIftu0RegA (OLED FB)
| SceIftu0RegA (OLED FB)
Line 499: Line 598:
| 0xE5021000
| 0xE5021000
| 0xE5021FFF
| 0xE5021FFF
| 0x1000
| NS
| NS
| SceIftu0RegB
| SceIftu0RegB
Line 504: Line 604:
| 0xE5022000
| 0xE5022000
| 0xE5022FFF
| 0xE5022FFF
| 0x1000
| NS
| NS
| SceIftuc0Reg
| SceIftuc0Reg
Line 509: Line 610:
| 0xE5030000
| 0xE5030000
| 0xE5030FFF
| 0xE5030FFF
| 0x1000
| NS
| NS
| SceIftu1RegA (HDMI FB)
| SceIftu1RegA (HDMI FB)
Line 514: Line 616:
| 0xE5031000
| 0xE5031000
| 0xE5031FFF
| 0xE5031FFF
| 0x1000
| NS
| NS
| SceIftu1RegB
| SceIftu1RegB
Line 519: Line 622:
| 0xE5032000
| 0xE5032000
| 0xE5032FFF
| 0xE5032FFF
| 0x1000
| NS
| NS
| SceIftuc1Reg
| SceIftuc1Reg
Line 524: Line 628:
| 0xE5040000
| 0xE5040000
| 0xE5040FFF
| 0xE5040FFF
| 0x1000
| NS
| NS
| SceIftu2Reg
| SceIftu2Reg
Line 529: Line 634:
| 0xE5050000
| 0xE5050000
| 0xE5050FFF
| 0xE5050FFF
| 0x1000
| NS
| NS
| SceDsi0Reg
| SceDsi0Reg
Line 534: Line 640:
| 0xE5060000
| 0xE5060000
| 0xE5060FFF
| 0xE5060FFF
| 0x1000
| NS
| NS
| SceDsi1Reg
| SceDsi1Reg
Line 539: Line 646:
| 0xE5070000
| 0xE5070000
| 0xE5070FFF
| 0xE5070FFF
| 0x1000
| NS
| NS
| SceCompatMailbox
| SceCompatMailbox
Line 544: Line 652:
| 0xE5071000
| 0xE5071000
| 0xE5071FFF
| 0xE5071FFF
| 0x1000
| NS
| NS
| SceCompatLCDDMA
| SceCompatLCDDMA
Line 549: Line 658:
| 0xE50C0000
| 0xE50C0000
| 0xE50C0FFF
| 0xE50C0FFF
| 0x1000
| NS
| NS
| SceDmacmgrDmac6Reg
| SceDmacmgrDmac6Reg
Line 554: Line 664:
| 0xE50D0000
| 0xE50D0000
| 0xE50D1FFF
| 0xE50D1FFF
| 0x2000
| NS
| NS
| ScePfmReg
| ScePfmReg
Line 559: Line 670:
| 0xE5880000
| 0xE5880000
| 0xE5888FFF (?)
| 0xE5888FFF (?)
| 0x9000 (?)
| ?
| ?
| LPDDR2SUB (1st 256MiB DRAM bank config regs) (?)
| LPDDR2SUB (1st 256MiB DRAM bank config regs) (?)
Line 564: Line 676:
| 0xE6000000
| 0xE6000000
| 0xE6008FFF (?)
| 0xE6008FFF (?)
| 0x9000 (?)
| ?
| ?
| LPDDR2"TOP" (2nd 256MiB DRAM bank config regs) (?)
| LPDDR2"TOP" (2nd 256MiB DRAM bank config regs) (?)
Line 569: Line 682:
| 0xE8000000
| 0xE8000000
| 0xE8001FFF
| 0xE8001FFF
| 0x2000
| S
| S
| SceSonyRegbus
| SceSonyRegbus
Line 574: Line 688:
| 0xE8100000
| 0xE8100000
| 0xE8100FFF
| 0xE8100FFF
| 0x1000
| NS
| NS
| SceCompatSharedSram (0xBFC00000 in PSP)
| SceCompatSharedSram (0xBFC00000 in PSP)
Line 579: Line 694:
| 0xE8200000
| 0xE8200000
| 0xE8200FFF
| 0xE8200FFF
| 0x1000
| S
| S
| SceEmcTop (External Memory Controller, VRAM?)
| SceEmcTop (External Memory Controller, VRAM?)
Line 584: Line 700:
| 0xE8300000
| 0xE8300000
| 0xE8301FFF
| 0xE8301FFF
| 0x2000
| S
| S
| SceGrab
| SceGrab
Line 589: Line 706:
| 0xE8400000
| 0xE8400000
| 0xE841FFFF
| 0xE841FFFF
| 0x20000
| NS
| NS
| SceSGX543Reg
| SceSGX543Reg
|-
|-
| 0xEC000000
| 0xEC000000
| ?
| ?
| ?
| ?
| ?
Line 598: Line 717:
|-
|-
| 0xED000000
| 0xED000000
| ?
| ?
| ?
| ?
| ?
Line 603: Line 723:
|-
|-
| 0xEE000000
| 0xEE000000
| ?
| ?
| ?
| ?
| ?

Revision as of 13:46, 12 October 2019

Main table

Start End Size World Comments
0x00000000 0x00007FFF 0x8000 NS Alias of 0x1F000000, ScePower scratch buffer
0x1A000000 0x1A001FFF 0x2000 NS SceInterruptControllerReg, Interrupts (PERIPHBASE)
0x1A002000 0x1A002FFF 0x1000 ? ScePl310Reg / SceL2CacheReg, L2 Cache Controller
0x1C000000 0x1C1FFFFF 0x200000 NS SceDisplay / SceCameraSRAM (only 960x480 mapped)
0x1F000000 0x1F007FFF 0x8000 NS ScePowerScratchPad32KiB
0x1F840000 0x1F85FFFF 0x20000 NS SceVeneziaSpram - Stores Secure Kernel on boot
0x20000000 0x27FFFFFF 0x8000000 NS VRAM
0x40000000 0x401FFFFF 0x200000 S Secure DRAM (extra 1 Mega before FW 3.52)
0x40200000 0x5FFFFFFF 0x1FE00000 NS Shared DRAM (starts at 0x40300000 before FW 3.52)
0x60000000 0x7FFFFFFF 0x20000000 NS Shared DRAM DevKit additional 512MB
0x80000000 0x9FFFFFFF 0x20000000 NS Unused or DRAM ?
0xE0000000 ? ? S F00D Processor
0xE0100000 0xE0100FFF 0x1000 NS SceGpio1Reg
0xE0400000 0xE0400FFF 0x1000 NS SceDmacmgrDmac4Reg
0xE0410000 0xE0410FFF 0x1000 NS SceDmacmgrDmac5Reg
0xE0420000 0xE0420FFF 0x1000 NS SceI2s0Reg
0xE0430000 0xE0430FFF 0x1000 NS SceI2s1Reg
0xE0440000 0xE0440FFF 0x1000 NS SceI2s2Reg
0xE0450000 0xE0450FFF 0x1000 NS SceI2s3Reg
0xE0460000 0xE0460FFF 0x1000 NS SceI2s5Reg
0xE0470000 0xE0470FFF 0x1000 NS SceI2s4Reg
0xE0490000 0xE0490FFF 0x1000 NS SceI2s7Reg
0xE04A0000 0xE04A0FFF 0x1000 NS SceSrcMix0Reg
0xE04B0000 0xE04B0FFF 0x1000 NS SceSrcMix1Reg
0xE04C0000 0xE04C0FFF 0x1000 NS SceSrcMix2Reg
0xE04D0000 0xE04D3FFF 0x4000 NS SceSpdifReg
0xE04DC000 0xE04DCFFF 0x1000 NS SceAclkgenReg
0xE04E0000 0xE04E0FFF 0x1000 NS SceDmacmgrKeyringReg / SceSblDMAC5DmacKRBase
0xE0500000 0xE0500FFF 0x1000 NS SceI2c0Reg
0xE0510000 0xE0510FFF 0x1000 NS SceI2c1Reg
0xE0900000 0xE0900FFF 0x1000 NS SceMsif
0xE0A00000 0xE0A00FFF 0x1000 NS SceSpi0Reg (SceSyscon)
0xE0A10000 0xE0A10FFF 0x1000 NS SceSpi1Reg (SceMotionDev)
0xE0A20000 0xE0A20FFF 0x1000 NS SceSpi2Reg (SceOled)
0xE0B00000 0xE0B00FFF 0x1000 NS SceSdif0
0xE0C00000 0xE0C00FFF 0x1000 NS SceSdif1
0xE0C10000 0xE0C10FFF 0x1000 NS SceSdif2
0xE0C20000 ? ? ? SceSdif3 (not present on 1.69)
0xE2030000 0xE209FFFF 0x70000 NS SceUartReg
0xE20A0000 0xE20A0FFF 0x1000 NS SceGpio0Reg / SceLedReg
0xE20A1000 0xE20AFFFF 0xF000 NS SceLedReg
0xE20B1000 0xE20B5FFF 0x5000 NS SceLongRangeTimerReg
0xE20B6000 0xE20B6003 0x4 NS Clock in usec
0xE20B7000 0xE20BFFFF 0x9000 NS SceWordTimerReg
0xE20BE000 0xE20BEFFF 0x1000 ? Timer for usleep
0xE20C0000 0xE20C0FFF 0x1000 NS ScePwmReg
0xE3000000 0xE3000FFF 0x1000 NS SceDmacmgrDmac0Reg
0xE3010000 0xE3010FFF 0x1000 NS SceDmacmgrDmac1Reg
0xE3020000 0xE3020FFF 0x1000 NS SceCif0Reg
0xE3030000 0xE3030FFF 0x1000 NS SceCif1Reg
0xE3050000 0xE3050FFF 0x1000 NS SceCsi0Reg
0xE3060000 0xE3060FFF 0x1000 NS SceCsi1Reg
0xE3100000 0xE3100FFF 0x1000 NS ScePervasiveMisc
0xE3101000 0xE3101FFF 0x1000 NS ScePervasiveResetReg
0xE3102000 0xE3102FFF 0x1000 NS ScePervasiveGate
0xE3103000 0xE3103FFF 0x1000 NS ScePervasiveBaseClk
0xE3104000 0xE3104FFF 0x1000 NS ScePervasiveVid
0xE3105000 0xE3105FFF 0x1000 NS SceUartClkgenReg
0xE3106000 0xE3106FFF 0x1000 NS ScePervasiveMailboxReg
0xE3108000 0xE3108FFF 0x1000 NS ScePervasiveTas0
0xE3109000 0xE3109FFF 0x1000 NS ScePervasiveTas1
0xE310A000 0xE310AFFF 0x1000 NS ScePervasiveTas2
0xE310B000 0xE310BFFF 0x1000 NS ScePervasiveTas3
0xE310C000 0xE310CFFF 0x1000 NS ScePervasiveTas4
0xE310D000 0xE310DFFF 0x1000 NS ScePervasiveTas5
0xE310E000 0xE310EFFF 0x1000 NS ScePervasiveTas6
0xE310F000 0xE310FFFF 0x1000 NS ScePervasiveTas7
0xE3110000 0xE3110FFF 0x1000 NS SceUdcd0 / ScePervasive2Reg
0xE3200000 0xE3200FFF 0x1000 S Base Debug ROM Table
0xE3203000 0xE3203FFF 0x1000 NS SceTpiuReg
0xE3204000 0xE3204FFF 0x1000 NS SceFunnelReg
0xE3205000 0xE3205FFF 0x1000 NS SceItmReg
0xE3300000 0xE3300FFF 0x1000 S Cortex A9 Debug ROM Table
0xE3310000 0xE3310FFF 0x1000 NS SceDbg0Reg, Debugger Interface
0xE3311000 0xE3311FFF 0x1000 NS ScePmu0Reg
0xE3312000 0xE3312FFF 0x1000 NS SceDbg1Reg, Debugger Interface
0xE3313000 0xE3313FFF 0x1000 NS ScePmu1Reg
0xE3314000 0xE3314FFF 0x1000 NS SceDbg2Reg, Debugger Interface
0xE3315000 0xE3315FFF 0x1000 NS ScePmu2Reg
0xE3316000 0xE3316FFF 0x1000 NS SceDbg3Reg, Debugger Interface
0xE3317000 0xE3317FFF 0x1000 NS ScePmu3Reg
0xE3318000 0xE3318FFF 0x1000 NS SceCti0Reg
0xE3319000 0xE3319FFF 0x1000 NS SceCti1Reg
0xE331A000 0xE331AFFF 0x1000 NS SceCti2Reg
0xE331B000 0xE331BFFF 0x1000 NS SceCti3Reg
0xE331C000 0xE331CFFF 0x1000 NS ScePtm0Reg
0xE331D000 0xE331DFFF 0x1000 NS ScePtm1Reg
0xE331E000 0xE331EFFF 0x1000 NS ScePtm2Reg
0xE331F000 0xE331FFFF 0x1000 NS ScePtm3Reg
0xE3320000 0xE3323FFF 0x4000 NS SceIntrmgrVfpIntRegs
0xE4020000 0xE4020FFF 0x1000 NS SceUsbdEhci
0xE40B0000 0xE40B0FFF 0x1000 NS SceUsbdEhci
0xE40C0000 0xE40C0FFF 0x1000 NS SceUdcd1
0xE40D0000 0xE40D0FFF 0x1000 NS SceUdcd2
0xE40E0000 0xE40E0FFF 0x1000 NS SceUsbdEhci
0xE5000000 0xE5000FFF 0x1000 NS SceDmacmgrDmac2Reg
0xE5010000 0xE5010FFF 0x1000 NS SceDmacmgrDmac3Reg
0xE5020000 0xE5020FFF 0x1000 NS SceIftu0RegA (OLED FB)
0xE5021000 0xE5021FFF 0x1000 NS SceIftu0RegB
0xE5022000 0xE5022FFF 0x1000 NS SceIftuc0Reg
0xE5030000 0xE5030FFF 0x1000 NS SceIftu1RegA (HDMI FB)
0xE5031000 0xE5031FFF 0x1000 NS SceIftu1RegB
0xE5032000 0xE5032FFF 0x1000 NS SceIftuc1Reg
0xE5040000 0xE5040FFF 0x1000 NS SceIftu2Reg
0xE5050000 0xE5050FFF 0x1000 NS SceDsi0Reg
0xE5060000 0xE5060FFF 0x1000 NS SceDsi1Reg
0xE5070000 0xE5070FFF 0x1000 NS SceCompatMailbox
0xE5071000 0xE5071FFF 0x1000 NS SceCompatLCDDMA
0xE50C0000 0xE50C0FFF 0x1000 NS SceDmacmgrDmac6Reg
0xE50D0000 0xE50D1FFF 0x2000 NS ScePfmReg
0xE5880000 0xE5888FFF (?) 0x9000 (?) ? LPDDR2SUB (1st 256MiB DRAM bank config regs) (?)
0xE6000000 0xE6008FFF (?) 0x9000 (?) ? LPDDR2"TOP" (2nd 256MiB DRAM bank config regs) (?)
0xE8000000 0xE8001FFF 0x2000 S SceSonyRegbus
0xE8100000 0xE8100FFF 0x1000 NS SceCompatSharedSram (0xBFC00000 in PSP)
0xE8200000 0xE8200FFF 0x1000 S SceEmcTop (External Memory Controller, VRAM?)
0xE8300000 0xE8301FFF 0x2000 S SceGrab
0xE8400000 0xE841FFFF 0x20000 NS SceSGX543Reg
0xEC000000 ? ? ? ?
0xED000000 ? ? ? ?
0xEE000000 ? ? ? ?

Non-secure Shared DRAM

Start End Comments
0x40200000 0x4FFFFFFF First 0x100 bytes are identical as uncompressed NSKBL (0x51000000)
0x50000000 0x50FFFFFF ARZL compressed NSKBL
0x51000000 0x51FFFFFF uncompressed NSKBL
0x52000000 ?? non-secure kernel and userland modules

F00D Processor

Start End Comments
0xE0000000 0xE0000FFF? ARM/F00D communication
0xE0030000 0xE003002F? EEPROM programmer
0xE0040000 0xE0040FFF Math device
0xE0050000 0xE0050FFF? "bigmac" crypto engine, similar to DMAC5
0xE0058000 0xE0067FFF EEPROM/ "bigmac" keyslots, 0x800 entries, 0x20 bytes each key

Interrupt registers

Start End Comments
0xE3100138 0xE310013B BEATB
0xE310013C 0xE310013F BEADR
0xE3110D80 0xE3110D83 BET0
0xE3110D90 0xE3110D93 BET1
0xE3110D94 0xE3110D97 BEBT
0xE3000110 0xE3000113 DMAC0 - address
0xE3000114 0xE3000117 DMAC0 - attribute
0xE3010110 0xE3010113 DMAC1 - address
0xE3010114 0xE3010117 DMAC1 - attribute
0xE5000110 0xE5000113 DMAC2 - address
0xE5000114 0xE5000117 DMAC2 - attribute
0xE5010110 0xE5010113 DMAC3 - address
0xE5010114 0xE5010117 DMAC3 - attribute
0xE0400810 0xE0400813 DMAC4 - address
0xE0400814 0xE0400817 DMAC4 - attribute
0xE50C0110 0xE50C0113 DMAC6 - address
0xE50C0114 0xE50C0117 DMAC6 - attribute
0xE3110D14 0xE3110D17 SPM32 - address
0xE3110D18 0xE3110D1B SPM32 - attribute
0xE3110D04 0xE3110D07 SPM128 - address
0xE3110D08 0xE3110D0B SPM128 - attribute
0xE600C008 0xE600C00B LPDDR2 I/F CH0 - address
0xE600C000 0xE600C003 LPDDR2 I/F CH0 - attribute
0xE588C008 0xE588C00B LPDDR2 I/F CH1 - address
0xE588C000 0xE588C003 LPDDR2 I/F CH1 - attribute
0xE310013C 0xE310013F Pervasive - address
0xE3100138 0xE310013B Pervasive - attribute
0xE50D10F0 0xE50D10F3 Debug/PA - address
0xE50D10F4 0xE50D10F7 Debug/PA - attribute
0xE3110D34 0xE3110D37 Pervasive2 - address
0xE3110D38 0xE3110D3B Pervasive2 - attribute
0xE580FFF0 0xE580FFF3 SDIO0 - address
0xE580FFF4 0xE580FFF7 SDIO0 - attribute
0xE581FFF0 0xE581FFF3 SDIO1 - address
0xE581FFF4 0xE581FFF7 SDIO1 - attribute